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Abstract
Asymmetric multicore processors (AMPs) have recently emerged as an ap-
pealing technology for severely energy-constrained environments, especially
in mobile appliances where heterogeneity in applications is mainstream. In
addition, given the growing interest for low-power high performance com-
puting, this type of architectures is also being investigated as a means to
improve the throughput-per-Watt of complex scientific applications.
In this paper, we design and embed several architecture-aware optimiza-
tions into a multi-threaded general matrix multiplication (gemm), a key
operation of the BLAS, in order to obtain a high performance implementa-
tion for ARM big.LITTLE AMPs. Our solution is based on the reference
implementation of gemm in the BLIS library, and integrates a cache-aware
configuration as well as asymmetric–static and dynamic scheduling strate-
gies that carefully tune and distribute the operation’s micro-kernels among
the big and LITTLE cores of the target processor. The experimental results
on a Samsung Exynos 5422, a system-on-chip with ARM Cortex-A15 and
Cortex-A7 clusters that implements the big.LITTLE model, expose that our
cache-aware versions of gemm with asymmetric scheduling attain important
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gains in performance with respect to its architecture-oblivious counterparts
while exploiting all the resources of the AMP to deliver considerable energy
efficiency.
Keywords: Matrix multiplication, asymmetric multicore processors,
memory hierarchy, scheduling, multi-threading, high performance
computing
1. Introduction
The decay of Dennard scaling [1] during the past decade marked the end
of the “GHz race” and the shift towards multicore designs due to their more
favorable performance-power ratio. In addition, the doubling of transistors
on chip with each new semiconductor generation, dictated by Moore’s law [2],
has only exacerbated the power wall problem [3, 4, 5], leading to the arise
of “dark silicon” [6] and the deployment of heterogeneous facilities for high
performance computing [7, 8].
Asymmetric multicore processors (AMPs) are a particular class of hetero-
geneous architectures equipped with cores that share the same instruction set
architecture1 but differ in micro-architecture, and thus in complexity, perfor-
mance, and power consumption. AMPs have received considerable attention
in the last years as a means to improve the performance-power ratio of com-
puting systems [9, 10, 11, 12] partly because, in theory, they can deliver
much higher performance for the same power budget, mainly by exploiting
the presence of serial and parallel phases within applications [11].
The general matrix multiplication (gemm) is a crucial operation for the
optimization of the Level-3 Basic Linear Algebra Subprograms (BLAS) [13],
as portable and highly tuned versions of the remaining Level-3 kernels are
in general built on top of gemm [14]. In turn, the contents of BLAS con-
form a pivotal cornerstone upon which many sophisticated libraries to tackle
complex scientific and engineering applications rely [15]. The importance of
BLAS in general, and gemm in particular, is illustrated by the prolonged
efforts spent over the past decades to produce carefully tuned commercial
libraries for almost any current architecture (e.g., Intel’s MKL [16], AMD’s
1According to this definition, servers equipped with one (or more) general-purpose
multicore processor(s) and a PCIe-attached graphics accelerator, or systems-on-chip like
the NVIDIA Tegra TK1, are excluded from this category.
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ACML [17], IBM’s ESSL [18], NVIDIA’s CUBLAS [19], etc.) as well as
the number of high quality open source solutions (e.g., GotoBLAS [20, 21],
OpenBLAS [22], BLIS [23], and ATLAS [24]).
In this paper we propose efficient multi-threaded implementations of
gemm on an ARM big.LITTLE AMP consisting of a cluster composed of
a few fast (big) cores and a complementary cluster with several slow (LIT-
TLE) cores, shared main memory, and private L1/L2 caches per core/cluster,
respectively. Our approach leverages the multi-threaded implementation of
gemm in the BLIS library, which decomposes the operation into a collection
of nested loops around a micro-kernel. In this reference code, we modify
the loop stride configuration and scheduling to distribute the micro-kernels
comprised by certain loops among the big/LITTLE clusters and cores while
taking into account the processor’s computational power and cache organi-
zation. In more detail, this work makes the following specific contributions:
• Our optimized implementations modify the control tree structure that
governs the multi-threaded parallelization of BLIS gemm in order to
accommodate cache-aware configurations of the loop strides for each
type of core architecture that match the organization of its cache hier-
archy.
• We integrate two alternative scheduling strategies, asymmetric–static
and dynamic, to produce a 1-D partitioning of (the iteration space for)
one of the outer loops of BLIS gemm between the two clusters that
yields a balanced distribution of the micro-kernels. Furthermore, we
apply an orthogonal symmetric–static schedule to map the workload of
one of the inner loops across the cores of the same cluster.
• We demonstrate the practical benefits of the cache-aware configura-
tions and asymmetry-aware scheduling strategies on the Exynos 5422,
a system-on-chip (SoC) consisting of an ARM Cortex-A15 quad core
(big) cluster and an ARM Cortex-A7 quad core (LITTLE) cluster. Our
experimental results show that the performance attained by the opti-
mized gemm on this platform is well beyond that of an architecture-
oblivious multi-threaded implementation and close to that of an ideal
scenario.
• We include an analysis of the energy efficiency of the asymmetric ar-
chitecture when running our optimized gemm, using the GFLOPS/W
3
(billions of floating-point arithmetic operations, or flops, per second
and Watt) metric, which assesses the energy cost of flops.
To conclude, we emphasize that the scheduling approaches proposed in this
paper are general and, in combination with the BLIS implementation of
gemm, can be ported with little effort to present and future instances of the
ARM big.LITTLE architecture as well as to any other asymmetric design
in general (e.g. the Intel QuickIA prototype [25]). Furthermore, we are
confident that the principles underlying our scheduling decisions carry over
to all Level-3 BLAS operations.
The rest of the paper is structured as follows. In Section 2, we compare
our approach to optimize gemm on AMPs with state-of-the-art works on sim-
ilar architectures. In Section 3, we describe the mechanisms that underlie
the original multi-threaded implementation of gemm in the BLIS framework,
and evaluate its performance and optimal cache parameter configuration for
the Cortex-A15 and Cortex-A7 clusters. In Section 4, we investigate the
effect of using standard, architecture-oblivious multi-threaded BLAS imple-
mentations on AMPs, and its negative impact on performance and energy
efficiency. In Section 5, we introduce our strategies to adapt the original
BLIS multi-threaded implementation to the asymmetric architecture, and
report the performance and energy-efficiency results of the new codes. Fi-
nally, Section 6 closes the paper with a few concluding remarks and proposals
for future work.
2. Related Work
Heterogeneous (and asymmetric) architectures are an active research topic,
with a vast design space that needs careful consideration in terms of power,
performance, programmability, and flexibility [26]. Many of these works
can be grouped into i) efforts to experimentally evaluate the computational
performance and/or power-energy efficiency of AMPs using multi-threaded
benchmarks and applications; and ii) contributions related to workload-
partitioning strategies for the execution of gemm on heterogeneous platforms.
In the first group, Winter et al. [12] discuss power management techniques
and thread scheduling for AMPs; and scheduling on AMP architectures is
explored in a number of works; see, among others, [27, 28, 29, 12] and the
references therein.
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In the second group, mapping gemm in an heterogeneous cluster is an-
alyzed in [30], while a theoretical study of dynamic scheduling applied to
gemm in a similar scenario is introduced in [31].
Compared with previous work, our investigation aims to deliver an imple-
mentation of gemm, based on an open source BLAS library (BLIS), that is
highly optimized for asymmetric ARM big.LITTLE architectures. All previ-
ous efforts to implement and evaluate gemm on AMPs employ simple codes,
at best tuned via very basic tiling techniques, and therefore yield subopti-
mal codes. The research with heterogeneous clusters targets a more general
and complex problem, and in practice can hardly be expected to produce an
optimal solution for AMPs.
3. Multi-Threaded Portable Implementation of BLIS gemm
Modern high-performance implementations of gemm for general-purpose
architectures follow the design pioneered by GotoBLAS [20]. BLIS in par-
ticular implements the gemm C += A · B, where the sizes of A, B, C are
respectively m×k, k×n, m×n, as three nested loops around a macro-kernel
plus two packing routines (see Loops 1–3 in Figure 1). The macro-kernel is
then implemented in terms of two additional loops around a micro-kernel
(Loops 4 and 5 in Figure 1). In BLIS, the micro-kernel is typically encoded
as a loop around a rank–1 (i.e., outer product) update using assembly or
with vector intrinsics, while the remaining five loops and packing routines
are implemented in C; see [23] for further details.
Figure 2 illustrates how the loop ordering, together with the packing
routines and an appropriate choice of the BLIS cache configuration parame-
ters orchestrate a regular pattern of data transfers through the levels of the
memory hierarchy. In practice, the cache parameters nc, kc, mc, nr and mr
(which dictate the strides of the five outermost loops) are adjusted taking
into account the latency of the floating-point units (FPUs), number of vector
registers, and size/associativity degree of the cache levels. The goal is that
a kc × nr micro-panel of Bc, say Br, and the mc × kc macro-panel Ac are
streamed into the FPUs from the L1 and L2 caches, respectively; while the
kc×nc macro-panel Bc resides in the L3 cache (if present). By appropriately
choosing the configuration parameters, these transfers are fully amortized
with enough computation from within the micro-kernel; see [32].
5
Loop 1 for jc = 0, . . . , n− 1 in steps of nc
Loop 2 for pc = 0, . . . , k − 1 in steps of kc
B(pc : pc + kc − 1, jc : jc + nc − 1) → Bc // Pack into Bc
Loop 3 for ic = 0, . . . ,m− 1 in steps of mc
A(ic : ic +mc − 1, pc : pc + kc − 1) → Ac // Pack into Ac
Loop 4 for jr = 0, . . . , nc − 1 in steps of nr // Macro-kernel
Loop 5 for ir = 0, . . . ,mc − 1 in steps of mr
Cc(ir : ir +mr − 1, jr : jr + nr − 1) // Micro-kernel
+= Ac(ir : ir +mr − 1, 0 : kc − 1)
· Bc(0 : kc − 1, jr : jr + nr − 1)
endfor
endfor
endfor
endfor
endfor
Figure 1: High performance implementation of gemm in BLIS. In the code, Cc ≡ C(ic :
ic+mc−1, jc : jc+nc−1) is just a notation artifact, introduced to ease the presentation of
the algorithm, while Ac, Bc correspond to actual buffers that are involved in data copies.
3.1. Multi-threaded gemm in BLIS
BLIS allows to select, at execution time, which of the five loops of gemm
are parallelized. Several loops can be simultaneously executed in parallel in
order to adapt the execution to specific properties of the target architecture.
By default, when one of the loops is parallelized, a static partitioning and
mapping of iteration chunks to threads is performed prior to the execution
of the loop.
The multi-threaded version of gemm integrated in BLIS has been previ-
ously analyzed for conventional symmetric multicore processors (SMPs) [33]
and modern many-threaded architectures [34]. In both “types” of architec-
tures, the parallel implementations exploit the concurrency available in the
nested five–loop organization of gemm at one or more levels (i.e., loops).
Furthermore, the approach takes into account the cache organization of the
target platform (e.g., the presence of multiple sockets, which cache levels
are shared/private, etc.), while discarding the parallelization of loops that
would incur into race conditions as well as loops with options that exhibit
too-fine granularity. The insights gained from these analyses [33, 34] about
the loop(s) to parallelize in a multi-threaded implementation of gemm can
be summarized as follows:
• Loop 5 (indexed by ir). With this option, different threads execute
independent instances of the micro-kernel, while accessing the same
micro-panel Br in the L1 cache. The amount of parallelism in this
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Figure 2: Data movement involved in the BLIS implementation of gemm.
case, dmc
mr
e, is scarce as, for many architectures, the optimal value for
mc is in the order of a few hundreds.
• Loop 4 (indexed by jr). Different threads operate on independent in-
stances of the micro-kernel, but access the same macro-panel Ac in the
L2 cache. The time spent in this loop amortizes the cost of packing
(and, therefore, moving) Ac from main memory into the L2 cache. The
amount of parallelism, dnc
nr
e, is in general larger than in the previous
case, as nc is in the order of several hundreds up to a few thousands
for many architectures.
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• Loop 3 (indexed by ic). Each thread packs a different macro-panel Ac
into the L2 cache and executes a different instance of the macro-kernel.
The number of iterations of this loop is not constrained by the cache
parameters, but instead depends on the problem dimension m. When
m is less than the product of mc and the degree of parallelization of the
loop, Ac will be smaller than the optimal dimension and performance
may suffer. When there is a shared L2 cache, the size of Ac will have
to be reduced by a factor equal to the degree of parallelization of this
loop. However, reducing mc is equivalent to parallelizing the first loop
around the micro-kernel.
• Loop 2 (indexed by pc). This is not a good choice because multiple
threads simultaneously update the same parts of C, requiring a mech-
anism to prevent race conditions.
• Loop 1 (indexed by jc). From a data-sharing perspective, this op-
tion is equivalent to extracting the parallelism outside of BLIS. This
parallelization is reasonable in a multi-socket system where each CPU
(socket) has a separate L3 cache.
To sum up, these are general guidelines to decide which loops are theo-
retically good candidates to be parallelized in order to fully exploit the cache
hierarchy of a target architecture. At a glance, the appropriate combina-
tion of loops to parallelize strongly depends on which caches are private or
shared. Usually, Loop 1 is a good candidate in a multi-socket platform with
on-chip L3 caches; Loop 3 should be parallelized when each core has its own
L2 cache; and Loops 4 and 5 are convenient choices if the cores share the L2
cache.
3.2. Experimental setup
The ODROID-XU3 board employed in our experiments contains a Sam-
sung Exynos 5422 SoC with an ARM Cortex-A15 quad-core processing clus-
ter (running at 1.6 GHz in our setup) and a Cortex-A7 quad-core processing
cluster (running at 1.4 GHz). Both clusters access a shared DDR3 RAM
(2 Gbytes) via 128-bit coherent bus interfaces. Each ARM core (either
Cortex-A15 or Cortex-A7) has a 32+32-Kbyte L1 (instruction+data) cache.
The four ARM Cortex-A15 cores share a 2-Mbyte L2 cache, while the four
ARM Cortex-A7 cores share a smaller 512-Kbyte L2 cache; see Figure 3. All
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Figure 3: Exynos 5422 block diagram.
our tests hereafter employ ieee double-precision arithmetic and square ma-
trices of order r = m = n = k. We ensure that the cores run at their highest
frequency by setting the Linux performance governor with the appropriate
frequency limits. Codes are instrumented with the pmlib [35] framework,
which collects power consumption data corresponding to instantaneous power
readings from four independent sensors in the board (for the Cortex-A7 cores,
Cortex-A15 cores, DRAM and GPU), with a sampling rate of 250 ms.
3.3. Cache optimization for the big and LITTLE cores
An initial step in order to attain high performance with the implementa-
tion of BLIS gemm is, given a target precision (single or double), determine
the configuration parameters nc, kc, mc, nr, and mr for a single ARM core of
each type, Cortex-A15 and Cortex-A7, that fit the cache organization. We
next describe our experimental effort towards this goal. A recent study [36]
shows that, in principle, this optimization is also possible via analytic deriva-
tion.
The first aspect to note is that, in this architecture, nc plays a minor
role and, therefore, can be simply set to nc = 4, 096. This is explained
because, in BLIS, nc is connected to the dimension of the L3 cache, which
is not present in the Exynos 5422 SoC. Furthermore, the micro-kernels for
these core architectures and precision are thoroughly tuned with mr = 4 and
nr = 4. In consequence, the optimization of gemm in a single-core scenario
boils down to determining the optimal values of mc and kc for each type of
core. For this purpose, we performed independent empirical searches using
9
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Figure 4: BLIS optimal cache configuration parameters mc and kc for the ARM Cortex-
A15 (left) and Cortex-A7 (right) in the Samsung Exynos 5422 SoC. The performance
ranges from red (lowest GFLOPS) to green (highest GFLOPS); the optimal (mc, kc) pair
is marked as a blue dot.
a single Cortex-A15 core and a single Cortex-A7 core. In both cases, we
initially applied a coarse-grain search to detect potential optimal regions,
and the selected regions were further explored next with a finer granularity
to detect the optimal configuration parameters. The result of this process
is illustrated in Figure 4, where the top and bottom plots correspond to
the coarse search and the fine-grain refinement respectively. Performance is
measured hereafter in terms of GFLOPS.
The optimal configurations were detected at mc = 152, kc = 952 for the
Cortex-A15 core and mc = 80, kc = 352 for the Cortex-A7 core. As could be
expected, the optimal values for the Cortex-A15 core are larger than those of
the Cortex-A7 core, since the L2 cache of the former is four times bigger. For
both types of cores, the corresponding dimensions and the associativy-degree
of the caches allow that the micro-panel Br (kc × nr) fits into the L1 cache
while the macro-panel Ac (mc × kc) resides into the L2 cache.
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3.4. Multi-threaded BLIS performance on the big and LITTLE clusters
After determining the optimal configuration parameters for each core
cache organization, we analyze the performance and energy efficiency of a
multi-threaded implementation of BLIS gemm that operates in a homo-
geneous (symmetric) system consisting of up to four cores from either the
Cortex-A15 cluster or the Cortex-A7 cluster. In particular, given the guide-
lines summarized in Section 3.1, and the fact that the L2 cache is shared
among the cores of the same cluster, we adopt a static parallelization of
Loop 4 using 1–4 threads/cores. Similar qualitative conclusions were ob-
tained from a static parallelization of Loop 5. We note that, although the
two types of clusters are evaluated in isolation in this section, the perfor-
mance GFLOPS figures will be of interest for the asymmetric-aware versions
of gemm that will be presented in Sections 4 and 5, as their aggregation
can be considered as an ideal scenario for the peak performance that can be
extracted from the complete asymmetric SoC.
The plots in Figure 5 show the performance and energy efficiency of the
multi-threaded gemm implementation in BLIS when using the Cortex-A15
and the Cortex-A7 clusters in isolation. We note that, when calculating
the energy efficiency of one type of cluster, the energy consumed by the
complementary (idle) cluster is also accounted for, so that we are reporting
the energy efficiency of the complete SoC.
Focusing on performance first, the results expose that the Cortex-A15
cores deliver considerable higher performance than their Cortex-A7 coun-
terparts. Specifically, the former type of cores renders an increase of 2.8
GFLOPS per added core when up to three cores are used, though the uti-
lization of the fourth core yields a smaller increase, of an additional 1.4
GFLOPS. In conjunction, the four cores of the Cortex-A15 cluster attain
a peak performance of 9.6 GFLOPS. For the Cortex-A7 cluster, the peak
performance is close to 2.4 GFLOPS, also attained with four cores.
Regarding energy efficiency, the Cortex-A15 offers the best results in
terms of GFLOPS/W. However, the benefits of increasing the number of
threads are less significant when compared with those obtained with the
Cortex-A7 cores. Concretely, the energy efficiency attained with the com-
plete Cortex-A7 cluster is twice that observed with a single core of the same
type. In contrast, the best energy efficiency for the Cortex-A15 is only 33%
higher than that measured with a single Cortex-A15 core. Moreover, due to
the non-linear increase in performance when adding the fourth Cortex-A15
core, the most energy-efficient solution is obtained with three cores instead
11
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Figure 5: Performance (left) and energy efficiency (right) of the BLIS gemm using exclu-
sively one type of core, for a varying number of threads.
of the complete cluster. It is also worth emphasizing that the exploitation
of four Cortex-A7 cores delivers significantly higher energy efficiency than
an alternative that leverages a single Cortex-A15 core, though the overall
performance of the former option is slightly worse.
In general, these graphs reveal that the performance achieved by the
complete Cortex-A15 cluster is roughly four times that of the Cortex-A7
cluster but their energy efficiency is similar. This last observation is inter-
esting since, a priori, one could expect that the Cortex-A7 cluster was more
energy-efficient than the Cortex-A15 cluster. However, we would like to re-
mark that all our experiments report the energy efficiency of the complete
SoC, and that the Cortex-A15 cluster in idle state already dissipates more
power than a single Cortex-A7 core in execution.
4. Architecture-Oblivious BLIS gemm on the big.LITTLE SoC
The default approach adopted by BLIS to map gemm on a multi-threaded
CPU (see Section 3.1) presents two main drawbacks when applied to simul-
taneously leverage the asymmetric cores of an AMP:
• BLIS relies on a static partitioning and mapping of the loop itera-
tion space among the threads, oblivious of the computational power of
the cores these iteration chunks are assigned to. Therefore, indepen-
dently of the chunk size and the specific loops that are parallelized,
this strategy can only yield an unbalanced distribution of the workload
(basically, the micro-kernels) among the asymmetric cores.
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• In addition, BLIS employs constant values for the loop strides that, in
order to attain high performance, need to match the optimal configura-
tion parameters determined by the core cache organization. However,
given that we face a system with two different architectures (Cortex-
A15 and Cortex-A7), and thus different optimal cache parameters, we
would ideally need to use different loop strides/configuration parame-
ters for each type of core.
The following experiment is designed to expose the negative impact of
these two mismatches between the BLIS approach and the Exynos 5422 SoC
on the performance and energy behavior of gemm. For the evaluation, given
the guidelines in Section 3.1 and the lack of an L3 cache in this chip, we
adopt the following two-level parallelization strategy:
• Coarse-grain (or inter-cluster): Loop 1 is tackled using 2-way paral-
lelism to statically distribute its iteration space between the two clus-
ters. This loop (and also Loop 3) is a good candidate for parallelization
across cores with a proprietary and isolated L2 cache, as is the case of
each cluster in the Exynos 5422 SoC.
• Fine grain (or intra-cluster): Loop 4 is parallelized using up to 4-way
parallelism to statically distribute its iteration space among the four
cores of the same cluster. This loop (as well as Loop 5) is a good
candidate for parallelization across cores sharing a common L2 cache,
as is the case of cores in the same cluster of the Exynos 5422 SoC.
In addition, the cache configuration parameters are set to those that are
optimal for the Cortex-A15. We note that similar qualitative observations
were obtained when parallelizing the alternative three combinations of loops
1/3 and 4/5; and/or when the cache parameters were configured using the
optimal values for the Cortex-A7.
Figure 6 illustrates the implications of the previous scheduling strategy in
terms of loop partitioning and assignment to threads. In total, eight threads
are created and binded to the cores so that we are extracting in overall
8-way parallelism within BLIS. Note how the iteration space for all loops is
homogeneously distributed across the cores (i.e., without taking into account
the core type).
Figure 7 reports the performance and energy efficiency using the (two-
level) symmetric-static scheduling (sss) that parallelizes loops 1 and 4. For
13
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Figure 6: Partitioning of the iteration space and assignment to threads/cores for a multi-
threaded BLIS implementation with 8-way parallelism that combines 2-way parallelism
from Loop 1 and 4-way parallelism from Loop 4. Threads in green and red are respectively
mapped to big and LITTLE cores.
reference, we also include the results from the parallelization of Loop 4 that
separately exploits either the four cores in the Cortex-A15 cluster or the
four cores in the Cortex-A7 cluster (see Section 3). The “Ideal” line in the
performance graph corresponds to the aggregated performance of the con-
figurations that use four cores of each of the two types in isolation (i.e., the
performance of the four Cortex-A15 cores plus the performance of the four
Cortex-A7 cores). This is a theoretical upper bound for the performance that
can be attained when using an optimal scheduling strategy that exploits the
asymmetry of the architecture.
This experiment reveals that a naive symmetric-static workload distri-
bution, which does not consider either the differences in the cache hierarchy
between the Cortex-A15 and the Cortex-A7, exploits the full system (8 cores)
to deliver only about 40% of the highest performance that is observed when
employing only the four Cortex-A15 cores. The reason is that, with this
approach, BLIS performs a static partitioning and mapping of the iteration
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Figure 7: Performance (left) and energy efficiency (right) of the reference BLIS gemm
using exclusively one type of core in isolation, and the sss version with a coarse-grain
parallelization of Loop 1 and the fine-grain parallelization of Loop 4 using 4 threads per
cluster.
space to the processing cores in a homogeneous manner. This causes a se-
vere workload imbalance, as the threads running on the Cortex-A15 rapidly
process their chunks, but then have to wait for the threads running on the
slow Cortex-A7 cores to complete their work. The energy efficiency of the
naive solution is also dramatically affected, and this configuration achieves
the worst energy results. In conclusion, this experiment naturally motivates
the need of an efficient alternative to the homogeneous sss partitioning of
the iteration space integrated in the original multi-threaded implementation
of BLIS gemm.
5. Architecture-Aware Optimization of BLIS gemm on the big.LITTLE
SoC
In this section, we briefly review the control mechanism that governs
the parallelization of BLIS gemm. Next, we propose and integrate two
asymmetry-aware strategies for workload scheduling of the BLIS gemmmicro-
kernels as well as a cache-aware configuration for AMPs; and we evaluate the
impact of these techniques on performance and energy efficiency. The opti-
mized implementations can be described, at a high level, as follows:
• Static-asymmetric scheduling (sas). This option statically partitions
and assigns loop iterations to different thread types based on the per-
formance difference between fast and slow cores.
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• Cache-aware static-asymmetric scheduling (ca-sas). This strategy en-
hances sas by adapting the loop strides to the distinct cache configu-
rations of the two computing clusters.
• Cache-aware dynamic-asymmetric scheduling (ca-das). This option
improves the previous ones by replacing the static partitioning of the
iteration space with a dynamic workload distribution across clusters.
5.1. BLIS internals
The execution of all BLIS routines, including gemm, is commanded by
a control-tree. This is a recursive data structure that encodes all the infor-
mation necessary to combine the basic building blocks offered by the BLIS
framework in order to implement high-performance algorithms for virtually
any BLAS-like operation. The control tree for a given BLAS-3 operation
governs, among others, which combination of loops are to be executed to
complete the operation (that is, the exact algorithmic variant to execute at
each level of the general algorithm), the loop stride for each loop (specific
to each target architecture), and the exact points at which packing must oc-
cur. In addition, for multi-threaded BLIS implementations, the control tree
defines which loops need to be parallelized and the level of concurrency to
extract at each point of the algorithm.
A key property of the control trees is that they can be leveraged to mod-
ify these parameters without affecting the rest of the BLAS implementation,
boosting programmer’s productivity and enhancing flexibility. In our modifi-
cations of the BLIS framework, we have exploited this abstraction mechanism
in order to encode the differences between the original framework and our
versions adapted for AMPs. In particular, we next focus on the necessary
modifications and requirements to implement an asymmetric scheduling of
the loop iteration space to fast and slow cores, and the modification of the
loop strides in order to develop a cache-aware configuration for BLIS gemm.
5.2. Static-asymmetric scheduling (sas)
Taking into account the experiment in Section 4, we have revamped the
original multi-threaded implementation of BLIS gemm to distinguish be-
tween the distinct computational power of the two types of cores included in
the ARM big.LITTLE architecture. In particular, the sas version of BLIS
gemm integrates the following two new features, which modify the behavior
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of the default asymmetry-oblivious multi-threaded implementation at execu-
tion time: i) a mechanism to create “fast” and “slow” threads, which are
bound upon initialization of the library to the big and LITTLE cores, re-
spectively; and ii) a mechanism to decide which one of the loops that are
parallelized needs to be partitioned and assigned to fast/slow cores asym-
metrically. The number of iteration chunks assigned to threads will thus no
longer be the same. Instead, these numbers will be assigned according to the
capabilities of each type of core.
Our reimplementation also comprises, as an configuration knob, an inter-
face to specify the ratio of performance between big and LITTLE cores. For
the specific loop that is selected as candidate to partition the computational
workload between the two clusters, this configuration parameter controls the
number of iteration chunks that are assigned to each cluster. The amount of
threads/cores of each type, performance ratio and specific loop to be asym-
metrically partitioned can thus be modified via ad-hoc environment variables,
and they can all be fixed at execution time in order to tune the behavior of
the library to other specific big.LITTLE setups (for example, to changes in
the core frequency that affect the performance ratio between core types).
This new functionality is fully configurable and has been embedded into
the internal control tree structures that govern the parallelization of each
loop in the general BLIS gemm algorithm.
5.2.1. Mapping the iteration space to clusters and cores
Given the memory organization of the Exynos 5422 SoC, and the guide-
lines given for the parallelization of BLIS gemm in section 3, we evaluated
the following parallelization options for sas:
• Coarse-grain: the micro-kernels of the complete multiplication are dis-
tributed among the Cortex-A15 and Cortex-A7 clusters by parallelizing
either Loop 1 or Loop 3, with a different number of iterations of the
parallelized loop assigned to each cluster (2-way parallelism).
• Fine-grain: the execution of each macro-kernel is partitioned among
the cores of the same type by parallelizing Loop 4, Loop 5, or both
(4-way parallelism).
To illustrate this, Figure 8 depicts the distribution of the iteration space
across fast and slow threads for an scenario in which the iteration space of
Loop 1 is asymmetrically distributed across fast and slow threads, using a
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Figure 8: Partitioning of the iteration space and assignment to threads/cores for a multi-
threaded BLIS implementation with 8-way parallelism that asymmetrically combines 2-
way parallelism from Loop 1 (using a ratio between fast and slow cores of 3) and 4-way
parallelism from Loop 4.
ratio 3, so that the fast threads are assigned three times more computations
than the slow threads. Internally, Loop 4 is parallelized to distribute the
work among the cores of the same cluster.
5.2.2. Evaluation of sas
The combination of the coarse-grain and fine-grain parallelization strate-
gies for sas yields four direct parallelization schemes. Additionally, two more
configurations are possible, combining the coarse-grain parallelization of ei-
ther Loop 1 or Loop 3 with the fine-grain parallelization of both Loops 4
and 5. For brevity, because the qualitative conclusions that can be extracted
from these parallelization strategies are very similar, we only report results
when the iteration space is distributed between the clusters in Loop 1; and
the macro-kernel is partitioned among homogeneous cores in Loop 4, using
(distribution) ratios for the coarse-grain parallelization that range from 1
to 7.
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Figure 9: Performance (left) and energy-efficiency (right) of the sas version of BLIS gemm
with a coarse-grain parallelization of Loop 1 and a fine-grain parallelization of Loop 4 using
4 threads per cluster.
Figure 9 displays the results for this experiment. The performance re-
sults show that, when the appropriate workload distribution is applied, the
asymmetric-aware sas outperforms the peak performance of all other con-
figurations, being close to that of the ideal case. In particular, the left-hand
side graph reveals that the worst performance is achieved when the ratio
is 1 (i.e., an homogeneous inter-cluster prallelization). Also, the performance
grows until a ratio of 5–6 is used, and above 6, in general declines with a lower
limit existing at the performance line delivered by the Cortex-A15 cluster in
isolation (not included in the figure for clarity). These results indicate that
ratios below 5 map that too much workload to the Cortex-A7 cluster, and
ratios above 6 assign an excessive workload to the Cortex-A15 cluster.
For the largest tested problem, the increment of performance for sas
compared with the configuration that employs four Cortex-A15 cores only is
close to 20%. However, sas offers lower performance for the small problems,
as the chunks assigned to the big and LITTLE cores are, in those cases, too
small to exploit the asymmetric architecture.
In terms of energy efficiency, when the appropriate workload distribution
is in place, sas delivers the same flops per Joule as the setup that exclusively
employs the Cortex-A15 cluster. On the other hand, when the workload is
unbalanced, the energy performance is greatly affected, as the fast threads
remain idle but active, polling and consuming energy, till the slow threads
complete their work.
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5.3. Cache-aware static-asymmetric scheduling (ca-sas)
The original implementation of BLIS contains a single control-tree per
operation, which implies that the gemm routine can only employ using the
optimal cache configuration parameters for either the Cortex-A15 or the
Cortex-A7. Our solution to this problem duplicates the control structure
to set different configuration values for mc and kc, depending on the type of
core. Specifically, two different control-trees are created upon initialization,
for “fast” and “slow” threads, each setting the optimal loop strides/cache
parameters for a different core architecture (see Section 3). In addition, this
mechanism opens the door to the use of specific highly-tuned micro-kernels
adapted to each micro-architecture in the AMP (and, therefore, optimal val-
ues for mr and nr), depending on the type of core that executes it. We
note that, as argued earlier in Section 3, the performance of gemm is quite
independent of nc, since there is not a L3 cache in the Exynos 5422 SoC.
Furthermore, we leverage the same micro-kernel for both the Cortex-A7 and
Cortex-A15 clusters since, in this particular SoC, it is optimal for both.
An important caveat of this approach is that there may be some depen-
dencies between the optimal configurations used for the clusters. Concretely,
if the micro-kernels are distributed among the Cortex-A15 and Cortex-A7
clusters by parallelizing Loop 1, independent buffers are used for Ac and
Bc, and no dependencies arise. However, if they are partitioned between the
clusters by parallelizing Loop 3, then the buffer for Bc is shared, and it is nec-
essary to employ a common value of kc for the Cortex-A15 and the Cortex-A7.
In this scenario the parameter is set to kc = 952 in both control-trees, and a
new (sub)optimal value for mc has to be obtained for the Cortex-A7 threads.
In order to do that, we carried out a similar search as that exposed in Sec-
tion 3, finding the new optimal value at mc = 32 for the Cortex-A7 (taking
into account that the kc parameter depends on the Cortex-A15). With these
new optimal parameters, the performance peak attained with the Cortex-
A7 cluster is slightly worse than that observed the actual Cortex-A7-specific
optimal parameters. However, it is still higher than that obtained with the
cache parameters for the Cortex-A15 as, with those much larger values, the
memory buffer Ac does not fit into the small L2 cache of the Cortex-A7.
5.3.1. Comparison of sas and ca-sas
The combination of the coarse-grain and fine-grain parallelization strate-
gies described in Section 5.2.1 yields the same parallelization options for
ca-sas. For the same reasons, we only report next the results corresponding
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Figure 10: Performance (left) and energy-efficiency (right) of the sas and ca-sas versions
of BLIS gemm with a coarse-grain parallelization of Loop 1 and a fine-grain parallelization
of Loop 4 using 4 threads per cluster.
to an scenario where the iteration space is distributed between the clusters
across Loop 1, while the macro-kernel is partitioned within clusters in Loop 4,
using (distribution) ratios for the inter-cluster parallelization of 1, 3 and 5.
For each distribution ratio, we include two lines, corresponding to the use of
two control-trees (ca-sas) and only one (sas).
The plots in Figure 10 illustrate that, for both metrics of interest, better
results are obtained with the option that integrates two control-trees. The
increases of performance and energy efficiency are a direct consequence of
the accelerated execution of the workload assigned to the Cortex-A7 cluster,
derived from the use of more convenient cache configuration parameters. We
notice that the improvements at this point are only visible when too much
work is assigned to the Cortex-A7 cluster (i.e., for distribution ratios below
5). However, as we will expose later, this strategy has a more visible impact
when a dynamic workload distribution is adopted.
To conclude the evaluation of the ca-sas implementation of BLIS, we
compare the four direct combinations (parallelization options) of the coarse-
grain (Loop 1 or Loop 3) and fine-grain (Loop 4 or Loop 5) options, for a
concrete distribution ratio of 5, using two control-trees. Figure 11 reports
the outcome from this evaluation. The plots show that the fine-grain par-
allelization of Loop 4 yields performance curves closer to that of the ideal
case than the alternatives that parallelize Loop 5. The reason is that nc
(linked to Loop 4) is usually much larger than mc (linked to Loop 5) and,
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Figure 11: Performance (left) and energy-efficiency (right) of the ca-sas version of BLIS
gemm with a coarse-grain parallelization of either Loop 1 or Loop 3; combined with a
fine-grain parallelization of either Loop 4 or Loop 5, using a ratio 5 in both cases and 4
threads per cluster.
therefore, it is easier to attain a more balanced workload distribution with
this option. Although it is not possible to leverage the actual optimal cache
parameters specific to the Cortex-A7 cluster when Loop 3 is parallelized the
plots also reveal that, when the fine-grain parallelization is set Loop 4, there
is no noticeable difference between distributing the computational workload
in either Loop 1 or in Loop 3; however the difference is present when the
fine-grain parallelization is set in Loop 5.
5.4. Cache-aware dynamic-asymmetric scheduling (ca-das)
Our final step towards attaining a high performance implementation of
BLIS gemm for an AMP SoC integrates a mechanism that dynamically dis-
tributes the workload between the two SoC clusters. The main advantage
of this option is that a predefined distribution ratio becomes unnecessary,
though the target loop this feature is applied to still needs to be chosen with
care.
The candidates to apply a dynamic distribution are, obviously, Loop 1
and Loop 3, since these have been previously identified as the best options to
distribute the computational workload between the two clusters. However,
the cache parameter nc (linked to the stride of Loop 1) is often in the order
of several hundreds up to a few thousands and, therefore, in practice it is too
large to dynamically distribute the iteration space. In contrast, the cache
parameter mc (linked to the stride of Loop 3) is usually in the order of a
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few hundreds, and thus it is a good candidate to dynamically distribute the
iterations. Diving into details, nc = 4, 096 for both types of cores, while
mc = 32 and 152 for the Cortex-A7 and Cortex-A15 cores, respectively.
In consequence, the coarse-grain dynamic distribution of the workload will
be carried out across Loop 3, with two independent control-trees in place
binded to “fast” and “slow” threads. Note that, like in the ca-sas scheduling
strategy, the buffer Bc is shared by both clusters and, in consequence, kc is
set to 952 for both types of cores (cache-aware optimization).
The application of a dynamic scheduling strategy removes the static par-
titioning carried out before Loop 3. This is replaced by a mechanism where,
at each iteration of Loop 3, a single thread bound to a “fast” core and a
single thread bound to a “slow” core select the current chunk size, which
depend on the configuration parameter mc of each type of core. The selected
workload is broadcast to the remaining threads of the same type. The fine-
grain parallelization remains unmodified and targets Loop 4, Loop 5 or both.
The chunk size selection is performed inside a critical section that controls
the execution of Loop 3. The overhead of this synchronization point is fully
amortized by the utilization of a more flexible workload distribution.
5.4.1. Evaluation of ca-das
This last round of experiments presents a more reduced number of op-
tions, since Loop 1 was identified as a poor choice to dynamically distribut-
ing the computational workload. We report results when the iteration space
is dynamically distributed between clusters across Loop 3, and the macro-
kernel is partitioned within clusters in Loop 4 or in Loop 5, using either two
control-trees (one for “fast” and one for “slow” threads, ca-das ) or a single
control-tree for both types of threads (das). Additionally, for comparison
purposes, we include the performance lines of the best ca-sas strategy with
a distribution ratio of 5.
The plots in Figure 12 reveal that, for both metrics of interest, the best
results are attained when the coarse-grain parallelization is dynamically ap-
plied to Loop 3 and the fine-grain parallelization is done at Loop 4. If the
fine-grain parallelization is set across Loop 5, the results are inferior to those
reported for the static approach, since the amount of concurrency that can
be extracted is lower for Loop 5 than for Loop 4 (see Figure 11 and the
corresponding analysis for details). On the other hand, the plots show that
the use of two control-trees has a great impact on both metrics. The use of
a common control-tree implies that the chunk size assigned to both types of
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threads is the same. Therefore, due to the difference in performance of the
Cortex-A7 and Cortex-A15 clusters, this produces a severe load unbalance
for certain problem sizes.
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Figure 12: Performance (left) and energy-efficiency (right) of the ca-das and das versions
of BLIS gemm with a coarse-grain parallelization of Loop 3 and a fine-grain parallelization
of either Loop 4 or Loop 5, using 4 threads per cluster in both cases.
6. Conclusions
We have proposed and evaluated several mechanisms to efficiently map
the framework for matrix multiplication integrated in the BLIS library to
an asymmetric ARM big.LITTLE (Cortex A15+A7) SoC. Our results reveal
excellent improvements in performance compared with a homogeneous im-
plementation that operates exclusively on one type of core (either A15 or
A7), and also with respect to multi-threaded implementations that simply
apply a symmetric workload distribution and do not take into account the
different cache organization of the cores.
This is an important step towards a full BLAS implementation optimized
for big.LITTLE architectures, which is a future goal in our research effort.
While we believe that the approach applied to gemm carries over to the
rest of the BLAS, there are a number of issues that need to be addressed
to further increase performance and adaption to other (present and future)
asymmetric architectures. Among others, the most relevant factor is the
adoption of different micro-kernels, tuned to each type of core, in order to
extract the maximum performance for those asymmetric architectures. A
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port to a 64-bit ARMv8 architecture, and an experimental study on archi-
tectures with different number of big/LITTLE cores are also key milestones
in our roadmap.
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